

F16. |





FIG. 2(A)











FIG. 3A-1


















FIG. 6






FIG. 8(A)





FIG. 8(B)






FIG. 9(B)





FIG. I O






FIG. 12






FIG. 13













FIG. 16














FIG.22




FIG.23




FIG.24




FIG. 25




FIG. 26




FIG.27




FIG.28




FIG.29






FIG.3 I





FIG.32



**FIG.33** 







FIG.35











FIG.38








## Data Transfer Default State Access Start


FIG.41


















FIG.48









enable(1)

addr[7:0]

data[7:0]


enable[1]

addr[9:0]

rw

data[7:0]

rw








FIG.55








FIG.58





FIG.59






FIG.61




FIG.62




FIG.63






FIG.64




FIG.65








FIG.66












FIG.71






FIG.72






$$\begin{array}{c} \text{horiz\_macroblocks} = \frac{\text{horiz\_pels} + 15}{16} \\ \text{vert\_macroblocks} = \frac{\text{vert\_pels} + 15}{16} \\ \text{FIG.75} \end{array}$$

## From Token buffer Run and Level representation of quantised coefficients Inverse Modeller Expanded to 8x8 blocks of quantised coefficients Inverse Quantiser 8x8 blocks of coefficients Inverse DCT 8x8 blocks of pixel information To output of Spatial Decoder

FIG.76






FIG.78

## Scale factor




FIG.79








FIG.80








Off-chip DRAM














FIG.89




FIG.90




FIG.9 1







FIG.92







1		3	4	1	6	7	8	9	10	11	1
12	13	14	15	16	17	18	19	20	21	22	1
23	24	25	26	27	28	29	30	31	32	33	
											ı

FIG.96




FIG.97

DATA 00
---------

FIG.98





FIG.99






FIG. 101






FIG. 102








FIG. I 05

DATA 00	DATA 00	DATA 00	DATA 00	DATA 01	DATA 02	

DATA 00

DATA 00

DATA 00

DATA 00

DATA 01

FIG. 106








FIG. 107

## 

















FIG. 114














FIG. 1 18








FIG. 121A

FIG. 121B




FIG. 122







FIG. 123










FIG. 127




FIG. 128




FIG. 129




FIG. 130




FIG. 131





FIG. 132






FIG. 135




FIG. 136




FIG. 137





FIG. 138







FIG. 140






FIG. 142




FIG. 143




FIG. 144




FIG. 145




FIG. 146




FIG. 147




FIG. 148

- 6					_			
	0	1	2	3	4	5	6	7
	8	9	10	11	12	13	14	15
	16	17	18	19	20	21	22	23
	24	25	26	27	28	29	30	31
	32	33	34	35	36	37	38	39
L	40	41	42	43	44	45	46	47
	48	49	50	51	52	53	54	55
	56	57	58	59	60	61	62	63

FIG. 149




FIG. 150




FIG. 151







FIG. 152

## Read Cycle



## Write Cycle








FIG. 156




FIG. 157






FIG. 158





## BUFFER OFFSET 0x00

COMPONENT	OFFSET	0x000	+	
-----------	--------	-------	---	--

										• •	
00	01	02	03	04	05	06	07	108	109	IOA	ГОВ
OC	OD	0E	0F	10	11	12	13	14	15	16	17
18	19	1A	1B	1C	1D	1E	1F	20	21	22	23
24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
30	31	32	33	34	35	36	37	38	39	3A	3B
3C	3D	3E	3F	40	41	42	43	44	45	46	47
48	49	4A	4B	4C	4D	4E	4F	50	51	52	5.3
54	55	56	57	58	59	5A	5B	5C	5D	5Ē	5F
60	61	62	63	64	65	66	67	68	69	6A	6R
6C	6D	6E	6F	70	71	72	73	74	75	76	77
78	79	7A	7B	7C	7D	7E	7F	80	81	82	83
84	85	86	87	88	89	A8	8B	8C	8D	8E	8F

FIG. 161A

COMPONENT1 OFFSET	0x100	+	
-------------------	-------	---	--


0	0	01	02	03	04	05
0	6	07	08	09	0A	OB
0	С	OD	0E	OF	10	11
1	2	13	14	15	16	17
1	8	19	1A	1B	1C	1 D
1	E	1F	20	21	22	23

FIG. 161B


		07				
	OC	OD				
	12	13	14			
	18	19	1A	1B	1C	1D
i	1F	1F	20	21	22	23

FIG. 161C


<b>Å Å</b>	<b>1</b> [	0	ري ري		T		_		_	<b>—</b>		
+   .w <sub>A</sub>	++	604	5D8					BU_V	15	8	8U_V	
→ — — — — — — — — — — — — — — — — — — —	41	605				\	/	ADDR.	9	3	/ADDR	
				(BL		BU_WA	RI W	_COMF	A	3 1	COME	
+-	-			J_WAD		DDR_		O_BLC	7	i c	PO_LAS	
*O_HALF_WIDTH			1	DR_BL		COMPO		CKS_F		t	T_MB	
	-		- :	Buff		LAST		ER_ME			AH_NI	
BU_WADDR_COMPO_HALF_WIDTH_IN_BLOCKS				ero, C		BU_WADDR_COMP0_LAST_ROW_IN_		ROW.	40	14	BU_WADDR_COMPO_LAST_MB_IN_HALF_ROW	
BU_WADDR_MBS_WIDE	-		WADDR_COMPO_OFFSET=0)	Buffer0, Component 0		BU_WADDR_COMP0_LAST_ROW_IN_MB		BU_WAQDR_COMPO_BLOCKS_PER_MB_ROW=BU_WADDR_COMPO_HBC***	41	15		
MBS_W	<u> </u>		WADD	nent O			į	ADDR	42	16		
TIDE HBS			R_CO <sub>N</sub>				0	COMP	43	17		
BDR_MBS_WIDE			] 10_0F				1,180	HBC.	44	18	BU_W	
BU_W	-		FSET=(				(#U_W		45	19	'ADDR	
	_						ADDR.				СОМР	
DDR_C	62D						_COMF				O_LAS:	
OMPO	62E	602					MA_0			2A	T_MB_	
BU_WADDR_COMPO_MAXHB+I	62F	603					XVB+I	1	57	2B	BU_WADDR_COMPO_LAST_MB_IN_ROW	
FIG.			HOIL	MB2_I	-yac	AW_U					€	
FIG. 1 62	XAM_0	COMP	_DDR_	AW_U8		-				-		
	. 1											





BLOCK ADDRESS=0+0+0x5D8+0x28+0x2C+1=0x62D FIG. I 63A



BLOCK ADDRESS=0+0+0+0x2A+0+0=0x2A FIG. I 63B













FIG. I 67






FIG. 169